ABSTRACT This paper proposes a new active-neutral-point clamped (ANPC) seven-level inverter based on switched-capacitor technique. The proposed seven-level inverter employs only nine switches and one floating capacitor. With the input amplitude of V DC , the peak output of the proposed topology can reach 1.5V DC . Its boost ability indicates a wider range of output compared with other APNC converters. Needless for auxiliary control methods, the voltages of capacitors in dc link can naturally maintain at 0.5V DC , and the floating capacitor can get self-balance at V DC . The mechanism of natural balance for capacitors and the operation principle of the proposed topology are described in detail. The merits of the proposed topology on reduced components, lower overall voltage stress, natural balance, and boost ability are also demonstrated through the comparison against the latest similar topologies, showing its suitability for distributed generation, electric vehicle, and other applications. Definitively, the simulation and experimental prototype are implemented to verify the feasibility and performance of the proposed topology. The voltage balance of capacitors has been fully demonstrated through multiple transient experiments.
I. INTRODUCTION
Nowadays, multilevel inverters (MLIs) have a promising application prospect in high-quality electric energy field due to their features of the improved output, reduced dv/dt, lower switching frequency, and reduced voltage stress [1] . Hence, MLIs are widely applied in electric vehicles (EV), active power filter, renewable energy generation (REG), and FACTS [2] . Neutral-point-clamped (NPC), flying capacitor (FC), and cascaded H-bridge (CHB) are three major types of classical MLIs [3] - [5] . NPC and FC both suffer the critical issue for voltage unbalance and numerous components, especially when the output level increases over seven. CHB can obtain considerable output level with fewer transistors. However, the isolated input dc source is required in every H-bridge, which can be hardly satisfied in parts of applications.
The associate editor coordinating the review of this manuscript and approving it for publication was Poki Chen.
Active-neutral-point clamped (ANPC) inverter combing the flexibility of FC and NPC topologies has attracted increasing attention of the scholars. A new five-level six-switch ANPC inverter with fewer components is proposed in [6] , where two diodes and two transistors are used for voltage clamping. However, its inductive-load ability is limited. Hereby, one transistor is added in [7] to improve the inductive-load ability of converter. And its output level can be extended to seven. The novel seven-level ANPC converter presented in [8] solves the problems of dynamic voltage balance in series switches and multilevel voltage jumping. The novel generalized ANPC inverter based on T-type cell is shown in Fig. 1(a) [9] . The increment of its output level with additional cell is considerable. Moreover, the multipleinput ANPC inverters are presented in [10] and [11] . Three symmetric isolated dc sources are in series in dc link, and only one capacitor is employed to generate seven-level output per phase [10] . Conversely, the improved ANPC inverter in [11] requires two asymmetric isolated dc sources for VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ 11-level output. Actually, the current and voltage sensors are essential for the voltage balance of the aforementioned ANPC inverters, and the redundant states of capacitors are selected according to the detection values. Regrettably, the peak output of these ANPC inverters is only half of the input.
To reduce the complexity of voltage balance and enhance output amplitude, the switched-capacitor (SC) technique has been researched for the development of MLI. The five-level boost ANPC is proposed in [12] and its capacitors can get natural balance with the series-parallel technique. In reality, its peak output voltage is equal to input. Another five-level boost inverter employs two switched capacitors and 11 switching devices to achieve twofold voltage gain [13] . The seven-level boost ANPC including two T-type converters with self-balancing is depicted in Fig. 1(b) ; its two floating capacitors are charged to V DC and 1.5 voltage gain can be obtained [14] . The similar feature can be also observed from the SC seven-level inverter in [15] . The SC MLI for single-phase high-frequency ac microgrids is presented in [16] . Although its self-balance of capacitors and extension of output level can be achieved, the boost ability is lacking. The seven-level inverter introduced in [17] and the ninelevel inverter introduced in [18] are both two-stage converter. The frontend SC structure produces multilevel output, and the backend H-bridge withstanding the total voltage of the frontend converter is used to change the output polarity. Another seven-level inverter with three capacitors is needless of backend H-bridge, thus its voltage stress can be reduced in a degree [19] . Moreover, the MLI integrating SC units are proposed in [20] and [21] , respectively. The output level and boost factor can be increased with additional SC units. However, the backend H-bridge which withstands the total output voltage from SC units is required in [20] . The charging transistor and diodes in [21] also suffer the high blocking voltage. It is worth noting that the MLIs introduced in [16] - [21] are all single-phase inverter. The operation for three-phase is difficult unless the three isolated input power sources are employed for each phase.
The motivation of this paper is to present a new ANPC seven-level inverter with natural balance and boost ability for applications like EV, REG, and other distributed generation. Its circuit configuration and operation principle are described in Section II. The analysis of natural balance based on multicarrier modulation is presented in detail in Section III. In Section IV, the loss evaluation of the proposed topology is given, and its certain advantages on reduced components and voltage stress are illustrated through the comparison among latest topologies. The simulation and experimental verification are illustrated in Section V.
II. THE PROPOSED SEVEN-LEVEL BOOST INVERTER
A. THE CIRCUIT CONFIGURATION OF THE PROPOSED NEW ANPC TOPOLOGY Fig. 1(a) shows the five-level ANPC inverter in [9] and the input magnitude is V DC . In general, the output magnitude of most of ANPC inverters [6] - [11] can be express as (1) due to they are buck converters.
where V out,max is the peak voltage of output; V out,rms is the root-mean-square (RMS) value of output voltage after filters; M I is the amplitude modulation index of the modulation method and ranges from 0 to 1. Hence, the peak output of conventional ANPC inverters cannot exceed half of the input. The output magnitude is limited. The latest dual T-type ANPC inverter is illustrated in Fig. 1(b) , where two floating capacitors C F1 and C F2 are used to produce seven output levels and 1.5 voltage gain [14] . C F1 /C F2 can be in parallel with the input source and charged to V DC without auxiliary methods [14] . Fig. 2 shows the phase of the proposed new ANPC seven-level inverter, and the similar switched-capacitor technique is adopted for C F . Single input V DC , capacitor C 1 , and capacitor C 2 constitute the common DC link. The three-phase operation can be realized with single input for the proposed new MLI. However, for [16] - [21] , three isolated inputs are required for the three-phase application. Fig. 3 (a)-(h) depict the operation states for the phase of the proposed topology at each level. The switching states of the proposed topology are also summarized in Table 1 .
B. THE OPERATION PRINCIPLE AND FEATURE OF THE PROPOSED TOPOLOGY
In Fig. 3 , C F can get self-balancing at V DC with allowable voltage ripple due to the series-parallel connection with DC source. C 1 and C 2 naturally maintain at 0.5V DC due to their symmetric operation in positive and negative half cycle. The voltage balance and capacitance calculation of switched capacitor and C 1 /C 2 will be further deduced in Section III. As a result, seven output levels and 1.5V DC peak output can be achieved with natural balance feature. The output magnitude of the proposed topology can be expressed as (2)
Hence, the 1.5 voltage gain can be obtained. The maximum output magnitude of the proposed topology is nearly triple to that of the conventional ANPC inverters. The proposed topology has the merits of boost ability and natural balance feature with less complexity of control.
III. MODULATION METHOD AND NATURAL BALANCE A. MODULATION METHOD FOR THE PROPOSED MLI
The multicarrier phase disposition (PD) PWM method is a widely-used modulation for MLI and is applied for the proposed topology [13] . The diagram of the modulation is shown as Fig. 4 , where three groups of triangle carriers v c1 -v c3 with the same frequency, phase angle, and amplitude are disposed from top to bottom in sequence, comparing with the sinusoidal waveform |v sin |. The relationship between reference wave and carriers are listed in Table 2 . The modulation index M I of amplitude is defined as
where V sin represents the peak amplitude of reference sine wave; V c is the peak-to-peak amplitude of each triangle carrier. And the trigger angles of each area in Fig. 4 can be express as The full-charge of C F can be guaranteed because the RC time constant of charging loop is far lower than the charging duration. Conversely, its voltage decreases from the amplitude of V DC when C F offers its energy to output load at level ±1 and level ±1.5. This voltage drop (or voltage ripple) of switched capacitor can be limited to the allowable degree with proper capacitance [14] . In order to analyze the natural balance and the required capacitance, M I is set as 1 for simplification. The enlargements for area 1 (A 1 ), area 2 (A 2 ), and area 3 ( The operation in area 1 (A 1 ) is taken into analysis. Level 0.5 and level 0 alternatively militate in A 1 . The carrier frequency is assumed to be high enough, thus the reference wave |v sin | can be regarded as a straight line during a carrier period T s . Hence, the duty cycle of level 0.5 and level 0 during a carrier period in A 1 can be expressed as (5)
Level 0.5 is equal to C 1 voltage. Thus, the total charge quantity flowing through the neutral point o of the proposed topology in Fig. 2 during A 1 (named as Q A1 ) is calculated as
where Z L represents the output load. θ 1 is the switching angle of A 1 in Fig. 4 .
The operation in area 2 (A 2 ) is considered. Level 1 and level 0.5 alternatively militate in A 2 . Hence, the duty cycle of level 1 and level 0.5 during a carrier period can be expressed as
Level 1 is equal to V DC , and Level 0.5 is equal to the voltage of C 1 . Thus the total charge quantity flowing through the neutral point o during A 2 can be calculated as (7) 
Level 1.5 is equal to V DC +v c1 , and Level 1 is equal to V DC . Thus the total charge quantity flowing through the neutral point o during A 3 (named as Q A3 ) can be calculated as
Similarly, the total charge quantity for the area in negative half cycle can be also summarized as follows due to the symmetric operation of C 1 and C 2
Consequently, Combining (6), (8) , (10) , and (11), the average current flowing through the neutral point o of the proposed topology in Fig. 2 over a whole cycle T is
The average current (or net charge) flowing through the neutral point o over a symmetric cycle should be 0 at the steady state of capacitors. Supposing (12) is equal to 0, the conclusion v C1 = v C2 = 0.5V DC can be obtained. Therefore, C 1 and C 2 can naturally maintain at 0.5V DC without auxiliary method. As for the required capacitance, we have C 1 = C 2 in general due to their symmetric operation. Note that C 1 discharges at level 0.5 and level 1.5. Considering the load current offered by C 1 in (6), (8) , and (10), the capacitance of C 1 (or C 2 ) can be determined by
where Q C1 is the discharging quantity of C 1 at level 0.5 and level 1.5 in a cycle; V r1 is its allowable voltage ripple. And C F is in parallel with input source and charged to V DC at level ±0.5. Its longest continuous discharging duration is A 3 (or A-3 ). Hence, its capacitance can be determined by
where V rF is the allowable voltage ripple of C F . The voltage ripple of the switched capacitor is suggested to be limited within 5% [23] . Therefore, C F can get self-balancing at the amplitude of V DC with allowable voltage ripple based on (14) . The above conclusion of natural balance is still valid for other power factor and modulation index [21] . With the same voltage ripple and magnitude of output impedance, the required capacitance will be lower under lower output power factor due to the reverse power flowing [16] . The natural balance of the proposed topology has been deduced.
IV. THE LOSS EVALUATION AND COMPARISON RESEARCH A. LOSS EVALUATION FOR PROPOSED TOPOLOGY
Three kinds of losses are considered for the proposed topology: switching loss, conducting loss, and ripple loss.
1) SWITCHING LOSS
The switching loss occurs due to the turn-on or turn-off delay of the transistor. The energy loss E sw for one switching period can be calculated by the following equation [24] 
(15) where C s is the parasitic capacitance across the switching transistor; V block is the blocking voltage of the switching transistor during switching momonet. Hence, the switching loss during different switching moments of two adjacent output levels can be summarized as
Level 0.5 and level 0 alternatively militate in A 1 in Fig. 4 . The total times of switching of level 0↔ level 0.5 within one second can be calculated by
where f s is switching frequency (or carrier frequency). Similarly, the times of switching of different two adjacent levels in one second can be summarized as follows
Consequently, the total switching loss can be calculated
2) CONDUCTING LOSS
The conducting loss causes by the total parasitic parameters of conducting components contained in the load current path. The conducting components in load current path are indicated with red color in Fig. 3 . Fig. 6(a) shows the equivalent output current path, where r c is the internal resistance of capacitor and r s is the on-state resistance of the switch. The total parasitic resistances conducting in the load current path at each level are express as (20)
where r eq(i) is the total parasitic resistance in load current path at level i. The total parasitic resistance at level −1 is supposed to be equal to that at level 1 for approximate calculation.
In order to simplify the calculation, it is assumed that the conducting loss in A 1 is caused by r eq(0.5) ; the conducting loss in A 2 is caused by r eq(1) ; the conducting loss in A 3 is caused by r eq(1.5) , and so on. Therefore, the total conducting loss is
where f o is the output frequency; I o is the amplitude of output current (load current), and it can be express as
3) RIPPLE LOSS
The ripple loss causes by the charging of the capacitor. The equivalent charging path for switched capacitor C F is depicted as Fig. 6 (b) . Actually, the ripple loss (or charging loss) is independent of the parasitic parameter of charging path if the voltage ripple of switched capacitor in a cycle is constant [25] . The loss for one cycle of voltage ripple can be calculated as
Hence, the total ripple loss of the proposed topology is 
B. THE COMPARISON RESEARCH AMONG LATEST TOPOLOGIES
The comparison research among similar MLIs is conducted in Table 3 . The topologies in comparison have the feature of three-phase operation with a common DC link. Other MLIs requiring three groups of isolated inputs for three-phase application are not considered. The capacitors in DC link are not included in the statistic for all topologies. Thus N c in is for the number of the floating capacitor. From Table 3 , the proposed topology uses the fewest switches compared with others, which means the peripheral circuits and isolated sources for drivers can be saved as well. Its feature of natural balance and fewer active devices help greatly reduce the complexity of control. The number of the floating capacitor of the proposed topology also ranks the lowest, equal to that of [10] . However, [10] requires three dc sources in DC link. The boost ability of the proposed topology is also attractive compared to [8] - [10] .
In general, the voltage stress of switches will be reduced with higher use number. Needless to say that only considering the voltage stress of single switch in comparison is unreasonable. To assess the voltage stress of the topologies adequately, comparing total voltage stress (TVS) is an effective approach [19] . TVS is the total peak voltage stress of all switches in the topology. The TVS of different topologies are listed in Table 3 . The unit of TVS is V step , which means the normalization has been conducted for fairness comparison. Note that the topology in [9] is five-level inverter and others are seven-level inverters. That is to say, the TVS of [9] seems to be lower due to it has only five output levels. Therefore, the proposed topology has the lowest TVS among seven-level inverters, demonstrating its overall merit on reduced voltage stress.
V. SIMULATION AND EXPERIMENT VALIDATION FOR THE PROPOSED SEVEN-LEVEL BOOST INVERTER
The parameter setup for verification of the proposed topology is listed in Table 4 . Considering less than 5% voltage ripple, the minimum calculated capacitance for C 1 /C 2 is 913.4µF from (13) ; the minimum calculated capacitance for C F is 890.2µF from (14) . Thus the available closer capacitances are all selected as 1000µF based on the practical condition.
A. THE SIMULATION RESULTS OF THE PROPOSED SEVEN-LEVEL INVERTER
The Power Simulation (PSIM) software is used for the simulation. The simulation waveforms at rated resistant load are shown in Fig. 7 . Seven output levels can be observed. The peak output voltage is boosted to 300V with 200V input. The voltage of C F maintains at 200V; C 1 and C 2 keep natural balancing at 100V without auxiliary method. Fig. 8 shows the simulation waveforms with R-L load. The output power factor (PF) is 0.76. Obviously, the natural balance of the capacitors still works in this case. The total harmonic distortion (THD) of the output current is 0.92%.
The modulation index M I is changed instantaneously in Fig. 9 . The output voltage changes to five-level (three-level) when M I reduced to 0.6 (0.3). The output amplitude is also adjusted. The overall voltages of capacitors remain stable under different modulation index, proving the validity of theoretical deduction for natural balance.
B. THE EXPERIMENTAL VALIDATION FOR THE PROPOSED TOPOLOGY
The experimental prototype of the proposed topology is implemented in this part (see Fig. 10 ). The experimental parameters are the same as those in Table 4 . Fig. 11 (a) illustrates the output voltage, output current, and the capacitors' voltages at rated pure resistant load. The voltage of C 2 is equal to V DC -v C1 , thus only the voltage of C 1 is reported in Fig. 11(a) due to the four channels display. Seven-level output with multicarrier PD PWM modulation can be observed. The peak output reaches 300V with 200V input. The voltage of C 1 naturally maintains at 100V (demonstrating C 2 also maintains at 100V); C 3 keeps balancing at 200V without auxiliary method. Their voltage ripples are shown in Fig. 11(b) , meeting the requirement of less than 5%. The experimental efficiency at rated load is 95.8%. Therefore, the multilevel output, boost ability, and natural balance of capacitors for the proposed topology are validated.
Moreover, the R-L load (160 and 60mH) is applied in Fig. 11(c) . The output current becomes a sinusoid and the capacitors keep balance as well. In Fig. 11 , the modulation index M I has been changed for further observing the voltages of capacitors. The output voltage changes to five-level in Fig. 12(a) with M I = 0.6; the output voltage changes to threelevel in Fig. 12(b) with M I = 0.3. Obviously, the natural balance of capacitors remains stable with different modulation index or output level.
The experiments of transient response have been also conducted. In Fig. 13(a) , the prototype has been operating at steady state in advance. And the input voltage steps up from 50V to 200V instantaneously. The three capacitors can VOLUME 7, 2019 maintain a new steady state again in a short period. Fig. 13(b) depicts the waveforms of the experiment start-up, where the establishment process of voltage balance of capacitors can be observed. The experiment for overrange change of load is indicated in Fig. 13(c) . The output load changes from 160 +60mH to 80 , and the output active current is almost doubled meanwhile. Visibly, the capacitors' voltages keep at a normal degree. The experiments of transient response have fully demonstrated the natural voltage balance of capacitors for the proposed topology from multiple aspects. Consequently, the feasibility of the proposed topology has been adequately verified with simulation and experiment.
VI. CONCLUSION
The seven-level ANPC boost inverter with natural balance and 1.5 voltage gain is proposed in this paper. The natural balance and capacitance of the capacitors are deduced in detail. The comparison among the latest similar MLIs demonstrates the merits of the proposed topology on reduced devices, voltage gain, and lower overall voltage stress. Consequently, the simulation and experiment results validate the natural balance, boost ability and transient response of the proposed topology.
